

淡江大學 105 學年度日間部轉學生招生考試試題

系別：電機工程學系三年級

科目：電子學


20-1

考試日期：7月22日(星期五) 第1節


本試題共 5 大題， 2 頁

本試題雙面印刷

20
% Design the circuit shown in Fig. 1, such that $I_c = 1.5 \text{ mA}$ and $V_c = 4 \text{ V}$, Assume $\beta = 100$.




20
% The circuit of Fig. 2 is a two-input bipolar NOR logic circuit, where $V_{CE(sat)} = 0.2 \text{ V}$. Describe and verify the logic circuit response with truth table.



3
20
% Consider the circuit shown in Fig. 3, Determine I_B , I_c , I_E and V_{CE}

for $\beta = 80$. Note: Assume the B-E cut-in voltage is 0.7 V and C-E saturation voltage is 0.2 V .



淡江大學 105 學年度日間部轉學生招生考試試題

系別：電機工程學系三年級

科目：電子學

20-2

考試日期：7月22日(星期五) 第1節

本試題共 5 大題， 2 頁

4. 10%
(a) Explain the meaning of pinch off condition for a p-n JFET.

10%
(b) JFETs were developed before MOSFETs, but the applications and uses of the MOSFET have far surpassed those of the JFET, why?

5. 20%
Consider the circuit shown in Fig. 4. The transistor parameters are $V_{th} = 0.24V$, $k = 1.1mA/V^2$ and $\lambda = 0$. Let $R_1 + R_2 = 50k\Omega$. Design the circuit such that $V_{GS} = 0.5V$ and $V_{DS} = 2.5V$. (hint: $I_D = k(V_{GS} - V_{th})^2$)




Fig. 4