

(-) Find the input impedance  $R_{in} (= \frac{V_i}{I_i})$  for the circuit shown below  
20%




fig. 1

(=) For the circuit of fig. 2, determine  $V_o$  in terms of  $V_1$ ,  $V_2$ , and  $V_3$  (assume the opAmp is ideal)  
20%




fig. 2.

(=) The zener diode in the shunt regulator of fig. 3 has incremental resistance  
25%  $7 \Omega$ . Also, the break down voltage is 5.1 volt at a current of 50mA. Find the output voltage at no load, the line regulation and the load regulation.




fig. 3

# 淡江大學八十九學年度日間部轉學生招生考試試題

系別：電機工程學系三年級

科目：電子學

本試題共 2 頁

(四) In fig. 4, the  $\beta$  is in the range of 50 to 150, design a suitable  $R_c$  such that all fabricated circuits are all in the active mode.




fig. 4

(五) An enhancement-type NMOS transistor has threshold voltage  $V_t = 2$  volt. It conducts a current  $i_D = 1$  mA when  $V_{GS} = V_{DS} = 3$  volt. Find the value of  $i_D$  when  $V_{GS} = 4$  volt and  $V_{DS} = 5$  volt. (Neglecting the channel length modulation effect)